Note: Layers 6 and 7 are used for Intel internal validation specific routing and the board file can be treated as 10 layered for customer reference. Some non-critical routing may be present on these additional validation layers,which should be ignored and please refer PDG/Whitepapers for their design guidance. 
