2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

IEEE Transactions on Microwave Theory and Techniques
Volume 48 Number 2, February 2000

Table of Contents for this issue

Complete paper in PDF format

5-GHz SiGe HBT Monolithic Radio Transceiver with Tunable Filtering

Miles A. Copeland, Fellow, IEEE Sorin P. Voinigescu , Member, IEEE David Marchesan, Member, IEEE Petre Popescu, Associate Member, IEEE and Michael C. Maliepaard Member, IEEE

Page 170.

Abstract:

A wide-band CDMA-compliant fully integrated 5-GHz radio transceiver was realized in SiGe heterojunction-bipolar-transistor technology with on-chip tunable voltage controlled oscillator (VCO) tracking filters. It allows for wide-band modulation schemes with bandwidth up to 20 MHz. The receiver has a single-ended single-sideband noise figure of 5.9 dB, more than 40 dB on-chip image rejection, an input compression point of -22 dBm, and larger than 70 dB local-oscillator-RF isolation. The phase noise of the on-chip VCO is -100 and -128 dBc/Hz at 100 kHz and 5 MHz offset from the carrier, respectively. The transmitter output compression point is + 10 dBm. An image rejection better than 40 dB throughout the VCO tracking range has been demonstrated in the transmitter with all spurious signals 40 dB below the carrier. The differential transceiver draws 125mA in transmit mode and 45 mA in receive mode from a 3.5-V supply.

References

  1. M. Madihian, T. Drenski, L. Desclos, H. Yoshida, H. Hirabayashi and T. Yamazaki, "A 5-GHz-band multifunctional BiCMOS transceiver chip for GMSK modulation wireless systems", IEEE J. Solid-State Circuits, vol. 34, pp.  25-32, Jan.  1999.
  2. S. P. Voinigescu, M. A. Copeland, D. Marchesan, P. Popescu and M. C. Maliepaard, "5 GHz SiGe HBT monolithic radio transceiver with tunable filtering", in RFIC Symp. Dig., 1999, pp.  131-134. 
  3. M. Barberis, "Designing W-CDMA Mobile Communication Systems ", Commun. Syst. Design, pp.  25-32, Feb.  1999.
  4. J. Macedo, M. A. Copeland and P. Schvan, "A 2.5 GHz silicon image reject filter", in Proc. CICC, 1996, pp.  193-196. 
  5. W. Gao and W. M. Snelgrove, "A 950 MHz second-order integrated LC bandpass DS modulator", in Proc. VLSI Circuits Symp., 1997 , pp.  111-112. 
  6. L. Dauphinee, M. A. Copeland and P. Schvan, "A balanced 1.5 GHz voltage controlled oscillator with an integrated LC resonator", in IEEE ISSCC Dig., 1997, pp.  390-391. 
  7. S. P. Voinigescu, D. Marchesan, J. L. Showell, M. C. Maliepaard, M. Cudnoch, M. G. M. Schumacher, M. Herod, G. E. Babcock, P. Schvan and R. A. Hadaway, "Process-and geometry scalable bipolar transistor and transmission line models for Si and SiGe MMIC's in the 5-22 GHz range", in Proc. IEDM, 1998, pp.  307- 310. 
  8. S. P. Voinigescu and M. C. Maliepaard, "5.8 GHz and 12.6 GHz Si bipolar MMICs", in IEEE ISSCC Dig., 1997, pp.  372-373. 
  9. A. Parssinen, J. Jussila, J. Ryynanen, L. Sumanen and K. Halonen, "A wide-band direct conversion receiver for WCDMA applications", in IEEE ISSCC Dig., 1999, pp.  220-221. 
  10. J. R. Long and M. Maliepaard, "A 1 V 900 MHz image-reject downconverter in 0.5 µ m CMOS", in IEEE CCICC Dig., 1999, pp.  665-668. 
  11. W.-Z. Chen and J.-T. Wu, "A 2 V 1.6 GHz BJT phase-locked loop", in IEEE CCICC Dig., 1998, pp.  563-566. 
  12. N. M. Filiol, T. A. D. Riley, C. Plett and M. A. Copeland, "An lower ISM band frequency synthesizer and GMSK modulator", in Proc. SCIRC'97,, pp.  60-63. 
  13. G. D. Vendelin, A. M. Pavio and Ulrich L. Rhode, Microwave Circuit Design, New York: Wiley , 1990, ch. 6, p.  409 . 
  14. S. P. Voinigescu, M. C. Maliepaard, J. L. Showell, G. E. Babcock, D. Marchesan, M. Schroter, P. Schvan and D. L. Harame, "A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design", IEEE J. Solid-State Circuits, vol. 32, pp.  1430-1439,  Sept.  1997.
  15. C. Lam and B. Razavi, "A 2.6-GHz/5.2-GHz CMOS voltage-controlled oscillator", in IEEE ISSCC Dig., 1999, pp.  402-403.