

Optimization of Distributed MEMS Transmission-Line Phase Shifters—*U*-Band and *W*-Band Designs

N. Scott Barker, *Member, IEEE*, and Gabriel M. Rebeiz, *Fellow, IEEE*

Abstract—The design and optimization of distributed micromechanical system (MEMS) transmission-line phase shifters at both *U*- and *W*-band is presented in this paper. The phase shifters are fabricated on 500- μ m quartz with a center conductor thickness of 8000 \AA of gold. The *U*-band design results in 70°/dB at 40 GHz and 90°/dB at 60 GHz with a 17% change in the MEMS bridge capacitance. The *W*-band design results in 70°/dB from 75 to 110 GHz with a 15% change in the MEMS bridge capacitance. The *W*-band phase-shifter performance is limited by the series resistance of the MEMS bridge, which is estimated to be 0.15 Ω . Calculations demonstrate that the performance of the distributed MEMS phase shifter can be greatly increased if the change in the MEMS bridge capacitance can be increased to 30% or 50%. To our knowledge, these results present the best published performance at 60 and 75–110 GHz of any nonwaveguide-based phase shifter.

Index Terms—MEMS, microwave, millimeter-wave, phase shifter, true-time delay.

I. INTRODUCTION

THE development of electronically variable phase shifters has been driven primarily by their usefulness in phased-array radars, although they are now used in a wide range of systems including communications and measurement instrumentation [1]. Most phase shifters currently being used can be divided into either ferrite phase shifters or semiconductor device phase shifters [2]–[4]. Semiconductor-device-based phase shifters have been used up to 100 GHz with switching times well under 1 μ s [5]. These devices are either hybrid or monolithic with switching powers on the order of milliwatts. The hybrid devices (p-i-n or varactor diodes) can handle up to 1 kW of RF power at microwave frequencies (1–10 GHz), however, the monolithic devices can only handle RF power on the order of milliwatts to 1 W [1].

Manuscript received October 19, 1999. This work was supported by the Dahlgren Division, Naval Surface Warfare Center and by the Army Research Office under Contract DAAH04-96-1-0348.

N. S. Barker was with the Radiation Laboratory, Department of Electrical Engineering and Computer Science, The University of Michigan at Ann Arbor, Ann Arbor, MI 48109-2122 USA. He is now with the Electrical Science and Technology Division, Naval Research Laboratory, Washington, DC 20375 USA.

G. M. Rebeiz is with the Radiation Laboratory, Department of Electrical Engineering and Computer Science, The University of Michigan at Ann Arbor, Ann Arbor, MI 48109-2122 USA.

Publisher Item Identifier S 0018-9480(00)09548-X.

There are many different designs for the semiconductor-device-based phase shifters. Some of the more prominent designs are switched-line phase shifters [6], loaded-line phase shifters [7], [8], branch-line phase shifters [9], [10], and high-pass/low-pass phase shifters [11]. The switched-line phase shifter is a true-time delay (TTD) device with the bandwidth limited by the high-frequency operation of the switches. Typical figures-of-merit for the semiconductor-device-based phase shifters are 144°/dB at 1 GHz [11], 211°/dB at 12 GHz [12], 86°/dB from 16 to 18 GHz [10], 60°/dB at 60 GHz [9], and 41°/dB at 94 GHz [5]. Also, Goldsmith *et al.* have shown 3- and 4-bit switched line phase shifters using microelectromechanical system (MEMS) switches with 279°/dB at 10 GHz and 138°/dB at 35 GHz [13].

Recently, another type of true-time-delay phase shifter, known as the distributed phase shifter, has been investigated by Nagra *et al.* [14], [15] using GaAs Schottky diodes. This phase shifter is very similar to the distributed MEMS transmission line (DMTL), but uses varactor diodes rather than MEMS bridges for the variable capacitance. The distributed Schottky-diode phase shifters have shown good performance with 86°/dB insertion loss at 20 GHz, or 4.2-dB insertion loss for 360° phase shift and are capable of faster switching times than the MEMS-based phase shifters. However, the millimeter-wave performance of these devices is limited by the series resistance of the diodes, which is typically 2–6 Ω .

II. BASICS OF PERIODICALLY LOADED LINES

Distributed circuits have been used in many devices including filters [16], traveling-wave amplifiers [17], phase shifters [15], and nonlinear transmission lines [17]. The concept is very useful because the parasitics of the discrete components, such as the gate-to-source capacitance of transistors in traveling-wave amplifiers or the capacitance of Schottky diodes in nonlinear transmission lines are included as part of the periodic transmission line, thereby resulting in very wide-band operation. The transmission-line dimensions can also be designed such that the resulting periodic transmission line will have a 50- Ω characteristic impedance.

The DMTL consists of a high-impedance line ($>50 \Omega$) capacitively loaded by the periodic placement of MEMS bridges




Fig. 1. Layout of a DMTL constructed of a CPW line with center conductor width W and total CPW width $W + 2G$, and MEMS bridges with width w and spacing s . The DMTL is connected to 50Ω feed lines and probe pads for testing.




Fig. 2. Lumped-element transmission-line model of the DMTL assuming the MEMS bridge can be represented by a capacitor C_b . L_t and C_t are the per unit length inductance and capacitance, respectively, of the unloaded transmission line, and s is the spacing between the MEMS bridges.

[18]. This can be done with many different types of transmission lines, however, it is most easily implemented using coplanar waveguide (CPW) transmission lines. Fig. 1 shows the top view of a typical DMTL used in this paper. The MEMS bridges have a width w , a length $l = W + 2G$, and a thickness t . The periodic spacing between the bridges, i.e., s , and the number of bridges vary depending upon the application. The DMTL is connected to probe pads via 50Ω CPW feed lines for the purpose of testing.

A. Bragg Frequency

A result of creating a periodic structure is the existence of a cutoff frequency or Bragg frequency f_B near the point where the guided wavelength approaches the periodic spacing of the discrete components [19]. In many of the distributed circuits mentioned, this cutoff frequency can be designed such that it will not limit the device performance since the discrete components will have a comparable maximum frequency [17]. However, in the case of the DMTLs, the self-resonant frequency of the MEMS bridges is around 200 GHz [20] and, thus, the operation is limited by the Bragg frequency of the line.

For the DMTL, the MEMS bridge can be modeled as a shunt capacitor, resulting in a loaded-line model, as shown in Fig. 2. Using this model, the resulting characteristic impedance is given by [17]

$$Z_l = \sqrt{\frac{sL_t}{sC_t + C_b}} \sqrt{1 - \left(\frac{\omega}{\omega_B}\right)^2} \quad (1)$$

where ω_B is the Bragg frequency and is given by

$$\omega_B = \frac{2}{\sqrt{sL_t(sC_t + C_b)}}. \quad (2)$$

It can be seen that well below the Bragg frequency, the impedance of the line is given by $\sqrt{L/C}$, where $L = sL_t$ and $C = sC_t + C_b$.

The MEMS bridge cannot be entirely modeled by a single capacitor due to the presence of some inductance and resistance in the bridge. In the circuit modeling of measured DMTLs, it

TABLE I
BRAGG FREQUENCY CALCULATIONS FROM (2) AND (5)

L_b (pH)	f_B (GHz)
0	137.9
10	123.3
20	111.9
30	102.9

$$Z_o = 100 \Omega, \epsilon_{eff} = 2.5, s = 200 \mu\text{m}, C_b = 40 \text{ fF}.$$

has been found that the inductance is large enough to have a noticeable effect on the device performance, while the effect of the resistance is almost negligible.

When an inductance L_b is included in series with the bridge capacitance, the shunt admittance is

$$Y_p = j\omega sC_t + \frac{j\omega C_b}{1 - \omega^2 L_b C_b} \quad (3)$$

and the equation for the characteristic impedance becomes

$$Z_l = \sqrt{\frac{sL_t}{sC_t + \frac{C_b}{1 - \omega^2 L_b C_b}}} \cdot \sqrt{1 - \frac{\omega^2 s^2 L_t C_t}{4} - \frac{\omega^2 s L_t C_b}{4(1 - \omega^2 L_b C_b)}}. \quad (4)$$

Setting this equation to zero and solving for ω , the resulting Bragg frequency is found to be

$$\omega_B = \sqrt{\frac{b - \sqrt{b^2 - 4ac}}{2a}}, \quad a = s^2 L_t C_t L_b C_b \\ b = s^2 L_t C_t + sL_t C_b + 4L_b C_b, \quad c = 4 \quad (5)$$

For most of the DMTLs designed in this paper, the inductance in the bridge has been found to be 10–30 pH based on curve fitting a circuit model to measured data. Table I shows the calculated Bragg frequencies versus several values of bridge inductance for a line with an unloaded impedance Z_o of 100Ω , an unloaded effective dielectric constant of 2.5, a periodic spacing of $200 \mu\text{m}$, and a bridge capacitance of 40 fF . As can be seen, including the series inductance of the bridge has a significant effect on the position of the Bragg frequency.

B. Phase Velocity

The phase velocity of the loaded line can be determined by assuming a lossless line and using the model in Fig. 2 [17]

$$v = \frac{s}{\sqrt{sL_t(sC_t + C_b)} \left(1 + \frac{\omega^2}{6\omega_B^2} + \dots\right)} \quad (6)$$

where τ is the time delay *per section*. At frequencies well below the Bragg frequency, the phase velocity can be approximated as s/\sqrt{LC} . From (6), it is seen that by varying the MEMS bridge

capacitance C_b , the phase velocity of the transmission line can be varied resulting in a variable delay line or TTD phase shifter.

C. Line Loss

When a transmission line is loaded such that the impedance is changed, the loss of the line is also changed due to a change in the amount of current on the line for the same amount of power. The transmission loss can be included in the model of the DMTL (Fig. 2) by including a resistance R_s in series with the line inductance sL_t . The effect of a series resistance in the bridge can also be taken into account by placing a resistor R_b in series with the bridge capacitance. Combining this loss with the transmission-line loss, the total loss *per section* for a distributed transmission line is [17]

$$\alpha = \frac{R_s}{2Z_l} + \frac{R_b Z_l C_b^2 \omega^2}{2} \quad (7)$$

where Z_l is the *loaded* line impedance. For a line with an unloaded impedance of 100Ω , an unloaded effective dielectric constant of 2.5, a periodic spacing of $200 \mu\text{m}$, a bridge capacitance of 40 fF , a loss of 0.6 dB/cm at 20 GHz for the unloaded line ($R_s = 0.28 \Omega/\text{period}$), and a MEMS bridge resistance of 0.1Ω at 30 GHz , the loss from the transmission line is 1.6 and 2.5 dB/cm at 30 and 60 GHz , respectively, while the loss from the MEMS bridge resistance is 0.05 and 0.28 dB/cm at 30 and 60 GHz . Thus, for these typical CPW parameters on quartz, the loss is dominated by the transmission-line loss. In addition, as the effective dielectric constant is increased, the transmission line will dominate even more due to the higher loss of the transmission line, which results from the reduced dimensions.

Although the analytic model provides a good general understanding of distributed lines, it is not accurate at frequencies approaching the Bragg frequency. The model begins to break down due to approximating the transmission-line sections as lumped elements. However, it has been shown that a very accurate model can be obtained using a circuit simulator (such as HP EESof's Libra¹) where the line is modeled using transmission-line segments instead of lumped elements [18].

III. DESIGN AND OPTIMIZATION OF A *U*-BAND DMTL PHASE SHIFTER

A. Design

The design of a DMTL phase shifter requires the specification of the bandwidth or Bragg frequency, substrate or dielectric constant, unloaded impedance, and loaded impedance. From these specifications, the zero-bias bridge capacitance C_{bo} and spacing s can be determined from (1) and (2) and are given by

$$s = \frac{Z_{lu}}{\pi f_B \sqrt{L_t(C_r L_t - (C_r - 1)C_t Z_{lu}^2)}} \quad (8)$$

$$C_{bo} = s \left(\frac{L_t}{Z_{lu}^2} - C_t \right) \quad (9)$$

where, in (2), the bridge capacitance and inductance have been set to $C_b = C_r \cdot C_{bo}$ and $L_b = 0$, respectively, Z_{lu} is the DMTL characteristic impedance for the low capacitance state, and C_r is the ratio of maximum to minimum (or zero-bias) bridge capacitance. The per unit length inductance and capacitance L_t and C_t are given by [16]

$$C_t = \frac{\sqrt{\epsilon_{r,\text{eff}}}}{c Z_o} \quad \text{and} \quad L_t = C_t Z_o^2 \quad (10)$$

in which $\epsilon_{r,\text{eff}}$ is the effective dielectric constant of the unloaded transmission line and c is the free-space velocity. For the case where the DMTL is constructed using a CPW line, Z_o and $\epsilon_{r,\text{eff}}$ can be related to the physical CPW line parameters by a conformal mapping [21]

$$Z_o = \frac{\eta_0 K(k')}{4\sqrt{\epsilon_{r,\text{eff}}} \cdot K(k)} \quad (11)$$

$$\begin{aligned} \epsilon_{r,\text{eff}} &= \frac{\epsilon_r + 1}{2} \\ k &= W/S \\ k' &= \sqrt{1 - k^2} \end{aligned} \quad (12)$$

where W and S are the center conductor width and total width of the CPW line, respectively, η_0 is the free-space impedance, and $K(k)$ is the complete elliptic integral of the first kind. Using these equations, the DMTL phase shifter can be designed to a set of specifications. This initial design is then simulated using the Libra circuit model given in [18]. The Libra circuit model does include the MEMS bridge inductance and will result in a more accurate value of the Bragg frequency from which the design can be fine tuned, using iterative methods, to the desired specifications.

B. Optimization

The optimization method used in this section is based on the work of Rodwell *et al.* [22], [17], which presented the analysis of loss in distributed nonlinear CPW lines. The distributed line analysis was significantly extended to optimize for best phase shift by Nagra *et al.* [15]. In this paper, we apply an optimization method similar to Nagra to the case of MEMS bridges to obtain the maximum amount of phase shift for the minimum amount of insertion loss in distributed MEMS phase shifters. In order to carry out this optimization, analytic expressions for both the phase shift per unit length and the insertion loss per unit length must be found. In addition, a set of design constraints must be specified, which, for this optimization, are listed in Table II. The substrate is chosen to be quartz ($\epsilon_r = 3.8$) due to its low-loss properties at microwave frequencies. The Bragg frequency in Table II is set to 120 GHz in order to limit the return loss to -10 dB up to 60 GHz [18], while the capacitance ratio was determined to be 1.2 from previous DMTL measurements. The optimization analysis is carried out with the total width of the CPW, i.e., S , chosen to be approximately $\lambda_d/8$ at the maximum operating frequency of 60 GHz . The loaded line impedance Z_{lu} is chosen to be 48Ω in order to maximize the effect that a change in the MEMS bridge capacitance has on the transmission-line

¹HP EES of Communications Design Suite v6.0, Hewlett-Packard Company, Santa Clara, CA, 1995.

TABLE II
DMTL PHASE-SHIFTER SPECIFICATIONS

ϵ_r	3.8
Z_{lu}	48Ω
f_B	120 GHz
C_r	1.2




Fig. 3. Calculated phase shift per centimeter versus the CPW center conductor width at 40 GHz for a loaded line impedance of 48Ω , a Bragg frequency of 120 GHz, and a total CPW linewidth of $300 \mu\text{m}$.

velocity while maintaining a -10 dB or better return loss (see Section III-B.1).

1) *Phase Shift*: The phase shift per unit length is found from the change in the phase constant given by

$$\Delta\phi = \beta_1 - \beta_2 = \omega \left(\frac{1}{v_1} - \frac{1}{v_2} \right). \quad (13)$$

Using the capacitance ratio C_r and (6) for the phase velocity, the phase shift is found to be

$$\begin{aligned} \Delta\phi &= \omega \sqrt{L_t C_t} \left(\sqrt{1 + \frac{C_{bo}}{s C_t}} - \sqrt{1 + \frac{C_r C_{bo}}{s C_t}} \right) \\ &= \frac{\omega Z_o \sqrt{\epsilon_{r,\text{eff}}}}{c} \left(\frac{1}{Z_{lu}} - \frac{1}{Z_{ld}} \right) \text{ rad/m} \end{aligned} \quad (14)$$

where Z_{lu} and Z_{ld} are the DMTL characteristic impedances for the low and high bridge capacitance states, respectively. Using this equation and (8)–(12), the phase shift per centimeter versus the center conductor width is calculated for DMTLs at 40 GHz for the specifications listed in Table II. As can be seen in Fig. 3, the phase shift is much larger for narrow center conductor widths (high impedance). This is due to the larger loading capacitance per unit length C_{bo}/s needed to load the line to 48Ω and, therefore, the change in bridge capacitance (from C_{bo} to $1.2 \cdot C_{bo}$) has a larger effect on the phase velocity.




Fig. 4. Measured and calculated loss versus frequency for a 300- μm total width unloaded CPW line on quartz with a 100- μm -wide center conductor ($Z_o = 100 \Omega$).

2) *Loss*: The transmission-line loss for the unloaded CPW line is found from a conformal mapping technique, and is given by Hoffmann [21]

$$\begin{aligned} \alpha &= \frac{8.686 \cdot 10^{-2} R_s \sqrt{\epsilon_{r,\text{eff}}}}{4\eta_0 SK(k)K(k')(1-k^2)} \\ &\cdot \left[\frac{2S}{W} \left\{ \pi + \ln \left(\frac{4\pi W(1-k)}{t(1+k)} \right) \right\} \right. \\ &\left. + 2 \left\{ \pi + \ln \left(\frac{4\pi S(1-k)}{t(1+k)} \right) \right\} \right] \text{ dB/cm} \end{aligned} \quad (15)$$

where t is the metal thickness, R_s is the surface resistance given by $R_s = \sqrt{\pi f \mu_o / \sigma}$, and σ is the conductivity of the metal. It should be noted that this equation significantly underestimates the measured loss of the CPW line on quartz. Fig. 4 shows the measured loss (from a thru-reflection line (TRL) calibration) and calculated loss versus frequency for a 300- μm total width CPW line on quartz with a 100- μm -wide center conductor ($Z_o = 100 \Omega$). The CPW line is 8000 Å of gold with a conductivity of approximately $3.3 \cdot 10^{-7} \text{ S/m}$. Significantly less loss can be obtained, particularly at low frequencies, if a 3- μm -thick center conductor is used.

The line loss calculated from (15) is for a metal thickness of 0.8 μm which, at 40 GHz, is 1.8 skin depths. However, according to (15) and Fig. 4, if the metal thickness is increased to 3 μm , the loss would decrease by a factor of 1.15 *independent* of frequency. This is known to be incorrect since the loss depends on the skin depth, and once the metal thickness reaches several skin depths, it will cease to decrease with increased thickness. Thus, (15) should not be used to predict the loss performance of the line, but more as a guide to predict the *trend of loss* versus center conductor width.

As can be seen, the equation from Hoffmann must be increased by a factor of 1.4, in this case, in order to match the measured results. Notice that above 40 GHz, the unloaded CPW line is starting to radiate and this results in an adverse effect on the calibration standards and loss estimation using the TRL technique.




Fig. 5. Unloaded (—) and loaded (---) line loss at 40 GHz. The calculated loaded line loss has been increased by a factor of 1.8, which fits the measured loss best. The impedances for the labeled widths are included for reference.

The loaded line loss is calculated by multiplying α by the ratio of the unloaded impedance Z_u to the loaded impedance Z_l given in (1). The loaded impedance in the high capacitance state Z_{ld} is used since this gives the maximum loss due to the fact that it is the lowest impedance state. There is not a large change in the line loss between Z_{lu} and Z_{ld} since the line impedance is only changing by 3–4 Ω for a MEMS capacitance ratio of $C_r = 1.2$. If the capacitance ratio is increased to 1.5, then the impedance change is 7–8 Ω . In this case, the DMTL, which starts at a loaded impedance of 48 Ω at 0-V bias, will change to a loaded impedance of 40–41 Ω when bias is applied to the MEMS bridge. This results in a –13- to –14-dB reflection loss, which is still within the design constraint of –10 dB. However, it may be desirable to reduce the reflection loss by changing the zero-bias loaded impedance to 52 Ω so that the 7–8- Ω impedance change will not adversely effect the phase-shifter performance.

Fig. 5 shows the calculated loaded and unloaded loss at 40 GHz, as well as the measured data points for three lines with different unloaded line impedances (131, 100, 80 Ω). The measured *unloaded* line loss is approximately a factor of 1.4 higher than the loss calculated from (15), as seen in Fig. 4. However, as seen in Fig. 5, the calculated *loaded* line loss, using the same factor of 1.4, does not match the measured *loaded* line loss. Instead, a factor of 1.8 matches the measured results. The difference could be due to additional loading effects, such as a change in the current distribution on the transmission line, which are not accounted for in the formulation of the loaded line loss.

3) *Optimization:* The optimal center conductor width (and unloaded impedance) is found by dividing the phase shift per centimeter (shown in Fig. 3) by the loaded line loss per centimeter (shown in Fig. 5) to find the phase shift per decibel loss. The result is plotted in Fig. 6, from which it is seen that the optimal center conductor width is 100 μm .

C. Experiment

In order to verify the position of the optimal center conductor width, three DMTL designs, with the specifications listed in




Fig. 6. Calculated phase shift per decibel loss at 40 GHz with capacitance ratios of 1.17, 1.3, and 1.5. Measured data points (x) are included for CPW center conductor widths of 50, 100, and 150 μm .

TABLE III
DIMENSIONS OF THE DMTLs USED TO VERIFY THE OPTIMIZATION.
THE BRAGG FREQUENCY IS CALCULATED USING $L_b = 20$ pH.
 $R_b = 0.15 \Omega$ AT 30 GHz

$W(\mu\text{m})$	50	100	150
$Z_u(\Omega)$	131	100	80
$C_{bo}(\text{fF})$	37.9	33.8	28.6
$s(\mu\text{m})$	150	197	249
$w(\mu\text{m})$	80	35	17
$f_B(\text{GHz})$	119	122	127

Table II, were fabricated on quartz with center conductor widths of 50, 100, and 150 μm ($Z_u = 131, 100, 80 \Omega$). Using the design equations (8)–(12), the bridge capacitances and spacings for the three cases are calculated and are shown in Table III. When using the design equations, the bridge inductance is first neglected. However, in order to account for its effect, the Bragg frequency, with $L_b = 0$, is set to 140 GHz rather than the specified value of 120 GHz, and (8) is used to calculate the spacing s . The Bragg frequency is then calculated using (5) and including a bridge inductance of 20 pH. As can be seen in Table III, the Bragg frequency is close to 120 GHz for all three cases. A constant bridge inductance is used, regardless of the bridge width, due to the fact that the bridge inductance is a weak function of the bridge width [20]. The bridge height for these designs is 1.2 μm and the bridge widths are determined using the static-field solver Maxwell 3D, with the results given in Table III. It should also be mentioned that Muldavin *et al.* have shown that the bridge resistance does not vary much with bridge width and, thus, a constant bridge resistance of 0.15 Ω at 30 GHz is used for all three cases in Table III [20].

Fig. 6 shows the calculated phase shift per decibel loss for capacitance ratios of 1.17, 1.3, and 1.5 at 40 GHz. The results of the measured DMTLs, with a capacitance ratio of 1.17, agree




Fig. 7. Measured and modeled S -parameters of the $W = 100 \mu\text{m}$ DMTL with 38 bridges (total length = 7.6 mm) at: (a) 0 V and (b) a maximum applied bias of 13 V.

well with calculations, and the phase shift per decibels for the optimal line ($W = 100 \mu\text{m}$) is measured to be $-70^\circ/\text{dB}$ at 40 GHz. The calculated phase shift per decibel loss, based on the *measured* CPW line loss, for capacitance ratios of 1.3 and 1.5, show that the performance of the DMTL can be increased to $-108^\circ/\text{dB}$ and $-164^\circ/\text{dB}$, respectively, which is the equivalent of 3.3- and 2.2-dB insertion loss for 360° phase shift at 40 GHz.

Fig. 7 shows the measured and modeled S -parameters, at 0 V and the MEMS bridge maximum bias voltage of 13 V, for the optimal DMTL phase shifter with a 100- μm center conductor. The parameters used in the circuit model are listed in Table IV where A is the unloaded CPW line loss at 20 GHz and varies with frequency as \sqrt{f} . As can be seen, the zero-bias bridge capacitance C_{bo} is very close to the designed value of 33.8 fF and the return loss rises up to -10 dB at 60 GHz, when the maximum bias is applied, as desired. The discrepancies between the measured and modeled data seen in the return loss are most likely due to small variations in the bridge height among the 38 bridges used in this DMTL.

The measured and modeled phase shift are shown in Fig. 8 with excellent agreement between the two data. The maximum measured phase shift is 148° at 60 GHz, which corresponds to a time delay of 6.8 ps. Dividing the measured phase shift by

TABLE IV
CIRCUIT MODEL PARAMETERS FOR THE OPTIMAL DMTL ($W = 100 \mu\text{m}$)

$C_{bo}(0 \text{ V}) (\text{fF})$	34.6
$C_{bo}(13 \text{ V}) (\text{fF})$	40.6
$L_b (\text{pH})$	11
$A @ 20 \text{ GHz} (\text{dB/cm})$	0.46
$Z_{lu} (\Omega)$	47
$Z_{ld} (\Omega)$	45




Fig. 8. Measured and modeled phase shift of the $W = 100 \mu\text{m}$ DMTL at 13 V.




Fig. 9. Measured and modeled phase shift per decibel loss for the $W = 100 \mu\text{m}$ DMTL showing $90^\circ/\text{dB}$ at 60 GHz or 4 dB loss for 360° phase shift.

the measured insertion loss, with the reflection loss removed, results in Fig. 9, where the modeled data is again shown to be in good agreement with measurement. It is seen that $70^\circ/\text{dB}$ at 40 GHz and $90^\circ/\text{dB}$ at 60 GHz are achieved with this line. Thus, this DMTL is capable of giving 360° phase shift at 40 GHz with 5.1-dB loss and at 60 GHz with 4.0-dB loss.

The phase shift per decibel increases with frequency as \sqrt{f} , which is in agreement with theory since the loss increases as




Fig. 10. Loaded transmission-line loss and loss due to bridge resistance versus frequency. The line loss is calculated from Hoffmann's equation for a 300- μm total width CPW line with a 100- μm -width center conductor ($f_B = 180$ GHz, $s = 110$ μm , and $C_b = 20.7$ fF).




Fig. 11. Phase shift per decibel loss calculated from a Libra circuit simulation of a 32-bridge DMTL on quartz with a capacitance ratio of 1.17 and different bridge resistances specified at 30 GHz and varying as \sqrt{f} .

\sqrt{f} and the phase shift increases as f . However, this only holds true as long as the loss due to the bridge resistance remains small compared to the transmission-line loss. The U -band phase shifter was designed to operate up to 60 GHz ($S = 300$ μm , $W = 100$ μm , $t = 8000$ Å, $f_B = 120$ GHz) and, therefore, at 10 or 20 GHz, does not give optimal phase-shifter performance. If the DMTL is redesigned to operate up to 20 GHz, a much higher phase shift per decibel loss could be achieved at 10–20 GHz since the design would dictate a wider CPW total width and a much thicker metal, resulting in a reduced unloaded line loss. Also, the capacitive loading would be increased such that the Bragg frequency would be 40 GHz rather than 120 GHz as it is for the 60-GHz design.

IV. OPTIMIZED W -BAND DMTL PHASE SHIFTER

The design procedure for a W -band phase shifter is identical to that given in the previous section; however, there are some additional effects that must be taken into consideration at higher frequencies. One such effect is loss due to the bridge resistance, which becomes significant at W -band frequencies (Figs. 10 and 11). This loss is shown in Fig. 10 for bridge resistances of 0.15, 0.3, and 0.6 Ω (specified at 30 GHz and in-

TABLE V
CALCULATED DESIGN OF AN OPTIMIZED W -BAND DMTL PHASE SHIFTER ON QUARTZ

$W(\mu\text{m})$	100
$S(\mu\text{m})$	300
$C_{bo}(\text{fF})$	19
$s(\mu\text{m})$	110
$f_B(\text{GHz})$	192
$(L_b = 20 \text{ pH})$	

creasing with frequency as \sqrt{f}). The calculation is for a 300- μm total width CPW line with a 100- μm center conductor width ($Z_o = 100$ Ω) loaded to 48 Ω and a Bragg frequency of 180 GHz. The loaded line loss is derived using Hoffmann's equations for the unloaded line loss multiplied by 100 $\Omega/48 \Omega$ (notice that the 1.4 or 1.8 correction factor is not used here). It is seen that the distributed phase shifter is line-loss limited up to 100 GHz for MEMS bridge resistances of 0.15 and 0.3 Ω , whereas for a 0.6- Ω resistance, the bridge loss starts to dominate above 65 GHz. In Fig. 11, a Libra circuit simulation has been carried out for a 32-bridge DMTL with an unloaded impedance of 96 Ω , an effective dielectric constant of 2.37, a loaded impedance of 48 Ω , a capacitance ratio of 1.17, and different bridge resistances R_b specified at 30 GHz and varying as \sqrt{f} . It is seen that as the bridge resistance increases, the phase shift per decibel loss starts to level off and can even decrease with frequency for the higher resistances. The phase shift per decibel loss drops from 115°/dB at 110 GHz for no bridge resistance, to 52°/dB for a 0.3- Ω bridge resistance.

Using (8)–(12), a DMTL on quartz is designed for operation up to 100 GHz with a total CPW width of 300 μm and a zero-bias loaded impedance of 48 Ω . The resulting values for C_{bo} and s are given in Table V where the effect of neglecting the bridge inductance has been offset by increasing the Bragg frequency used in (8) to 250 GHz. As seen in Table V, the calculated Bragg frequency [using (5)] with a 20-pH bridge inductance is 192 GHz. Using the static-field solver Maxwell 3D, a bridge width of 25 μm at a height of 1.5 μm is found to give a bridge capacitance of 20.7 fF, and this value is used in the measured circuit (with $f_B = 186$ GHz), as seen in Table VI.

The W -band DMTL is measured using an HP8510C for 2–40 GHz and an HP8510C with W -band millimeter-wave test set for 75–110 GHz calibrated using on-wafer TRL standards. The measured and modeled results of a 48-bridge DMTL are shown in Fig. 12 with the circuit model parameters listed in Table VII. The S -parameters are shown for 0 V and the maximum applied bias of 26 V, and show very good agreement with the design. The pull-down voltage of this line is just over 26 V with a corresponding capacitance ratio of 1.15. This capacitance ratio is lower than previously observed and is believed to be due to higher levels of compressive stress within the bridges and increased nonuniformity across the wafer. This

TABLE VI
DIMENSIONS FOR THE OPTIMIZED W -BAND DMTL PHASE SHIFTER

$W(\mu\text{m})$	100
$S(\mu\text{m})$	300
$C_{bo}(\text{fF})$	20.7
$s(\mu\text{m})$	110
$w(\mu\text{m})$	25
$f_B(\text{GHz})$	186
$(L_b = 20 \text{ pH})$	





Fig. 12. Measured (2–40 and 75–110 GHz) and modeled S -parameters at: (a) 0-V bias and (b) a maximum bias of 26 V for a W -band DMTL phase shifter. The dimensions are listed in Table VI and the circuit parameters are listed in Table VII.

also explains why the pull-down voltage is twice as large for only a 25% increase in the bridge height from 1.2 to 1.5 μm . The measured phase shift per decibel loss is found by dividing the measured phase shift (Fig. 13) by the insertion loss and is shown in Fig. 14. As can be seen, there is a fairly constant level

TABLE VII
CIRCUIT MODEL PARAMETERS FOR THE W -BAND DMTL PHASE SHIFTER

$C_{bo}(0 \text{ V}) (\text{fF})$	20.7
$C_{bo}(26 \text{ V}) (\text{fF})$	23.7
$L_b (\text{pH})$	22
$A @ 20 \text{ GHz} (\text{dB/cm})$	0.5
$R_b @ 30 \text{ GHz} (\Omega)$	0.15




Fig. 13. Measured and modeled phase shift of the W -band DMTL at 26 V.




Fig. 14. Measured and modeled phase shift per decibel loss at a maximum bias of 26 V for a W -band DMTL phase shifter. The dimensions are listed in Table VI and the circuit parameters are listed in Table VII.

of nearly $70^\circ/\text{dB}$ from 75 to 110 GHz, or 5-dB loss for 360° phase shift at W -band. The modeled data shows good agreement using a bridge resistance of 0.15Ω at 30 GHz, which scales as \sqrt{f} .

Fig. 15 shows the calculated phase shift per decibel loss for capacitance ratios of 1.15, 1.3, and 1.5 at 100 GHz and a bridge resistance of 0.15Ω at 30 GHz. The calculated unloaded-line loss from (15) is increased by a factor of $1.8 \times (Z_{ld}/Z_o)$ in order for the calculated results to match measurements, as discussed in Section III-B.2. The result of the measured DMTL, with a




Fig. 15. Calculated phase shift per decibel loss at 100 GHz with a capacitance ratio of 1.15, 1.3, and 1.5. The measured data point is shown for a center conductor width of 100 μm .

capacitance ratio of 1.15, is in agreement with the adjusted calculated value. The calculated phase shift per decibel loss for a MEMS capacitance ratio of 1.3 and 1.5 show that the performance of the W -band DMTL can be increased to $-136^\circ/\text{dB}$ and $-224^\circ/\text{dB}$, respectively, which is the equivalent of 2.6- and 1.6-dB insertion loss for 360° phase shift at 100 GHz.

V. CONCLUSION

This paper has presented the design and optimization of distributed CPW-based MEMS transmission-line phase shifters. An analytic model is used to find the optimum design for a given set of specifications. Optimized U - and W -band phase shifters were designed, fabricated, and tested at The University of Michigan at Ann Arbor. The U -band design results in $70^\circ/\text{dB}$ at 40 GHz and $90^\circ/\text{dB}$ at 60 GHz with a change in the loading capacitance of only 17% (and a center conductor thickness of only 8000 Å of gold). The W -band design results in $70^\circ/\text{dB}$ from 75 to 110 GHz with a change in the loading capacitance of only 15%. The series resistance of the MEMS bridge was estimated to be 0.15Ω at 30 GHz based on the W -band measurements, and limited the performance of the phase shifter above 80 GHz.

In addition, it has been shown that the performance of the distributed MEMS phase shifter can be greatly increased if the change in the MEMS bridge capacitance can be increased to 30% or 50%. This can be achieved by abandoning the analog control and using the MEMS bridge capacitance in the up or down state. Normally, this would yield a very large capacitance ratio (~ 20 –80), which would cause a large change in the loaded impedance. However, if the MEMS bridge capacitance is placed in series with a fixed metal–insulator–metal capacitor, then the resulting capacitance ratio can be limited to 1.5–2. This research is currently being done at The University of Michigan at Ann Arbor [23], [24].

ACKNOWLEDGMENT

The authors would like to thank Dr. J. Harvey, Army Research Office, Research Triangle Park, NC, and F. Rucky, Naval Surface Warfare Center, Dahlgren, VA, for their continual support

of the millimeter-wave effort at The University of Michigan at Ann Arbor.

REFERENCES

- [1] S. K. Koul and B. Bhat, *Microwave and Millimeter Wave Phase Shifters*. Norwood, MA: Artech House, 1991, vol. I.
- [2] W. E. Hord, "Design considerations for rotary-field ferrite phase shifters," *Microwave J.*, vol. 31, pp. 105–115, Nov. 1988.
- [3] —, "Microwave and millimeter wave ferrite phase shifters," *Microwave J.*, vol. 32, pp. 81–89, 1989.
- [4] W. P. Clark, "A high power phase shifter for phased array systems," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-13, pp. 785–788, Nov. 1965.
- [5] S. Weinreb, W. Berk, S. Duncan, and N. Byer, "Monolithic varactor 360° phase shifters for 75–110 GHz," in *Int. Semi-Device Conf. Dig.*, Charlottesville, VA, Dec. 1993.
- [6] V. Sokolov, J. J. Geddes, A. Contolatis, P. E. Bauhahn, and C. Chao, "A Ka -band GaAs monolithic phase shifter," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-31, pp. 1077–1083, Dec. 1983.
- [7] P. R. Shepherd and M. J. Cryan, "Schottky diodes for analogue phase shifters in GaAs MMIC's," *IEEE Trans. Microwave Theory Tech.*, vol. 44, pp. 2112–2116, Nov. 1996.
- [8] H. A. Atwater, "Circuit design of the loaded-line phase shifter," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-33, pp. 626–634, July 1985.
- [9] C. K. Pao, J. C. Chen, G. L. Lan, D. C. Wang, W. S. Wong, and M. I. Herman, "V-band monolithic phase shifters," in *IEEE GaAs IC Symp. Tech. Dig.*, Nov. 1988, pp. 269–272.
- [10] C. Chen, W. E. Courtney, L. J. Mahoney, M. J. Manfra, A. Chu, and H. A. Atwater, "A low-loss Ku -band monolithic analog phase shifter," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-35, pp. 315–320, Mar. 1987.
- [11] A. Megej and V. F. Fusco, "Low-loss analog phase shifter using varactor diodes," *Microwave Opt. Tech. Lett.*, vol. 19, no. 6, pp. 384–386, Dec. 1998.
- [12] B. Glance, "A fast low-loss microstrip PIN phase shifter," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-27, pp. 14–16, Jan. 1979.
- [13] C. Goldsmith, "Ultra-low-cost RF MEMS for electronically scanned apertures," Defence Advanced Res. Projects Agency Rev., March 1999.
- [14] A. S. Nagra, J. Xu, E. Erker, and R. A. York, "Monolithic GaAs phase shifter circuit with low insertion loss and continuous 0– 360° phase shift at 20 GHz," *IEEE Microwave Guided Wave Lett.*, vol. 9, pp. 31–33, Jan. 1999.
- [15] A. S. Nagra and R. A. York, "Distributed analog phase shifters with low insertion loss," *IEEE Trans. Microwave Theory Tech.*, vol. 47, pp. 1705–1711, Sept. 1999.
- [16] D. M. Pozar, *Microwave Engineering*. Reading, MA: Addison-Wesley, 1990.
- [17] M. J. W. Rodwell, S. T. Allen, R. Y. Yu, M. G. Case, U. Bhattacharya, M. Reddy, E. Carman, M. Kamegawa, Y. Konishi, J. Pusl, and R. Pullela, "Active and nonlinear wave propagation devices in ultrafast electronics and optoelectronics," *Proc. IEEE*, vol. 82, pp. 1037–1059, July 1994.
- [18] N. S. Barker and G. M. Rebeiz, "Distributed MEMS true-time delay phase shifters and wide-band switches," *IEEE Trans. Microwave Theory Tech.*, vol. 46, pp. 1881–1890, Nov. 1998.
- [19] B. A. Saleh and M. C. Teich, *Fundamentals of Photonics*. New York: Wiley, 1991.
- [20] J. B. Muldavin and G. M. Rebeiz, "Design of high isolation MEMS switches," *IEEE Trans. Microwave Theory Tech.*, to be published.
- [21] R. K. Hoffmann, *Handbook of Microwave Integrated Circuits*. Norwood, MA: Artech House, 1987.
- [22] M. J. W. Rodwell, M. Kamegawa, R. Yu, M. Case, E. Carman, and K. S. Giboney, "GaAs nonlinear transmission lines for picosecond pulse generation and millimeter-wave sampling," *IEEE Trans. Microwave Theory Tech.*, vol. 40, pp. 1194–1204, July 1991.
- [23] J. S. Hayden and G. M. Rebeiz, "Low-loss cascadable MEMS distributed X -band phase shifters," *IEEE Microwave Guided Wave Lett.*, submitted for publication.
- [24] J. S. Hayden and G. M. Rebeiz, "One and two-bit low-loss cascadable MEMS distributed X -band phase shifters," in *IEEE MTT-S Int. Microwave Symp. Dig.*, Boston, MA, June 2000, pp. 161–164.

N. Scott Barker (S'95–M'99) was born in Angeles City, Philippines, on September 22, 1972. He received the B.S.E.E. degree (high distinction) from the University of Virginia, Charlottesville, VA, in 1994, and the M.S.E.E. and Ph.D. degrees from the University of Michigan at Ann Arbor, in 1996 and 1999, respectively.

Following the completion of his doctoral dissertation, he joined the Naval Research Laboratory, Washington, DC, as a Member of the Technical Staff in the Microwave Technology Branch, where he is continuing research in the area of RF MEMS as applied to microwave and millimeter-wave circuits.

Dr. Barker is a member of Eta Kappa Nu. He was a recipient of the IEEE International Microwave Symposium Best Student Paper Award in 1997 (second place) and 1999 (first place), corecipient of the 2000 Microwave Prize, and the Outstanding Electrical Engineering Graduate Student Award in 1998.

Gabriel M. Rebeiz (S'86–M'88–SM'93–F'97) received the Ph.D. degree in electrical engineering from the California Institute of Technology, Pasadena, in 1988.

In September 1988, he joined the faculty of The University of Michigan at Ann Arbor, and became a Full Professor in May 1998. He has held short Visiting Professorships at Chalmers University of Technology, Göteborg, Sweden, Ecole Normale Supérieure, Paris, France, and Tohoku University, Sendai, Japan. His research interests are in applying micromachining techniques and MEMS for the development of novel components and subsystems for wireless communication systems. He is also interested in Si/GaAs radio-frequency integrated circuit (RFIC) design for receiver applications, and in the development of planar antennas and millimeter-wave communication systems, automotive collision-avoidance sensor, monopulse tracking systems, and phased arrays.

Prof. Rebeiz received the 1991 National Science Foundation Presidential Young Investigator Award and the 1993 URSI International Isaac Koga Gold Medal Award for Outstanding International Research. He received the 1995 Research Excellence Award presented by The University of Michigan at Ann Arbor. Together with his students, he has received Best Student Paper Awards presented by the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) (1992, 1994–1999), the IEEE Antennas and Propagation Society (IEEE AP-S) (1992, 1995), and the 1990 *Journées Internationales Nice Antennes* (JINA) Best Paper Award. He received the 1997 Electrical Engineering and Computer Science Department Teaching Award, the 1998 College of Engineering Teaching Award, and was selected by the students as the 1997–1998 Eta Kappa Nu Electrical Engineering and Computer Science Professor of the Year. In 1998, he received the Amoco Foundation Teaching Award, given yearly to one (or two) faculty at The University of Michigan at Ann Arbor, for excellence in undergraduate teaching. He is also the corecipient of the IEEE 2000 Microwave Prize for his work on MEMS switches and phase shifters.