2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

IEEE Microwave and Guided Wave Letters
Volume 10 Number 10, October 2000

Table of Contents for this issue

Complete paper in PDF format

A 26.5 GHz Silicon MOSFET 2: 1 Dynamic Frequency Divider

Matt Wetzel, Student Member, IEEE Leathen Shi, Member, IEEE Keith A. Jenkins, Senior Member, IEEE Paul R. de la Houssaye, Senior Member, IEEE Yuan Taur, Fellow, IEEE Peter M. Asbeck, Fellow, IEEE and Isaac Lagnado Life Member, IEEE

Page 421.

Abstract:

A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm.

References

  1. B. Tang, J. Notthoff, A. Gutierrez-Aitken, E. Kaneshiro, P. Chin and A. Oki, "InP DHBT 68 GHz frequency divider", in GaAs IC Symp., Oct. 1999, pp.  193-196. 
  2. K. Murata and Y. Yamane, "74 GHz dynamic frequency divider using InAlAs/InGaAs/InP HEMTs", Electron. Lett., vol. 35, no. 23, pp.  2024-2025, 1999 .
  3. H. Nakajima, E. Sano, M. Ida and S. Yamahata, "80 GHz 4: 1 frequency divider IC using nonself-aligned InP/InGaAs heterostructure bipolar transistors", Electron. Lett., vol. 36, no. 1, pp.  34-35, Jan.   2000.
  4. M. Wurzer, T. F. Meister, H. Knapp, K. Aufinger, R. Schreiter, S. Boguth and L. Treitinger, "53 GHz static frequency divider in a Si/SiGe bipolar technology", in IEEE Int. Solid-State Circuits Conf., Feb. 2000, pp.  206-207. 
  5. K. Washio, E. Ohue, K. Oda, R. Hayami, M. Tanabe, H. Shimamoto, T. Harada and M. Kondo, "82 GHz dynamic frequency divider in 5.5ps ECL SiGe HBTs", in IEEE Int. Solid-State Circuits Conf., Feb. 2000, pp.  210-211. 
  6. B. Razavi, K. F. Lee and R.-H. Yan, "A 13.4-GHz CMOS frequency divider", in IEEE Int. Solid-State Circuits Conf., Feb. 1994, pp.  176-177. 
  7. H. M. Wang, "A 1.8 V 3m W 16.8 GHz frequency divider in 0.25 µ m CMOS", in IEEE International Solid-State Circuits Conference, Feb. 2000, pp.  196-197. 
  8. M. Fujishima, K. Asada, Y. Omura and K. Izumi, "Low-power 1/2 frequency dividers using 0.1 µ m CMOS circuits built with ultrathin simox substrates", IEEE J. Solid-State Circuits, vol. 28, pp.  510 -512, Apr.  1993.
  9. K. Murata, T. Otsuji, E. Sano, M. Ohhata, M. Togashi and M. Suzuki, "A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2 µ m GaAs MESFET", IEEE J. Solid-State Circuits, vol. 30, pp.  1101-1108, Oct.  1995.