2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

IEEE Transactions on Microwave Theory and Techniques
Volume 48 Number 6, June 2000

A Phase-Interpolation Direct Digital Synthesizer with an Adaptive Integrator

Page 905.

Abstract:

A phase-interpolation direct digital synthesizer (DDS) with an adaptive integrator is described in this paper. Unlike a conventional DDS,it does not use ROM or a D/A converter. Therefore, less power is dissipated and the maximum speed is increased. The delay time for phase interpolation is generated by the adaptive integrator, which is composed of a capacitance switch array and current switch array, and by a comparator with constant threshold voltage. The DDS was fabricated on 0.5-µm CMOS process technology. The spurious level is lower than -50 dBc and the power dissipation is 60 mW at a clock frequency of 40 MHz and output frequency of about 19 MHz.

References

1. A. Yamagishi, M. Ishikawa, T. Tsukahara and S. Date, "A 2-V 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication", IEEE J. Solid-State Circuits, vol. 33, pp.  210-217, Feb.  1998.
2. A. Rofougaran, et al. "A single-chip 900-MHz spread-spectrum wireless transceiver in 1-µ m CMOS-Part I", IEEE J. Solid-State Circuits, vol. 33, pp.  515 -534, Apr.  1998.
3. H. Nosaka, T. Nakagawa and A. Yamagishi, "A phase interpolation direct digital synthesizer with a digitally controlled delay generator", in VLSI Circuit Symp. Dig., June 1997, pp.  75-76. 
4. H. T. Nicholas III and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-µ m CMOS with -90-dBc spurious performance", IEEE J. Solid-State Circuits, vol. 26, pp.  1959-1969, Dec.  1991.