2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

IEEE Transactions on Microwave Theory and Techniques
Volume 48 Number 6, June 2000

Table of Contents for this issue

Complete paper in PDF format

Modeling, Analysis, and Design of RF LDMOS Devices Using Harmonic-Balance Device Simulation

F. M. Rotella, Member, IEEE G. Ma, Z. Yu, Senior Member, IEEE and R. W. Dutton Fellow, IEEE

Page 991.

Abstract:

This paper describes how device simulation may be used for the modeling, analysis, and design of radio-frequency (RF) laterally diffused metal-oxide-semiconducotr (LDMOS) transistors. Improvements to device analysis needed to meet the requirements of RF devices are discussed. Key modeling regions of the LDMOS device are explored and important physical effects are characterized. The LDMOS model is compared to dc and small-signal ac measurements for calibration purposes. Using the calibrated model, large-signal accuracy is verified using harmonic distortion simulation, and intermodulation analysis. Predictive analysis and a study of the structure's parasitic components are also presented. Load-pull simulation is used to analyze matching network effects to determine the best choices for device impedance matching.

References

  1. Z. Yu, D. Chen, L. So, S. Beebe, R. Goossens, F. Rotella and R. Dutton, Pisces 2ET with Applications Documentation, Stanford, CA: Leland Stanford Junior Univ., 1994.
  2. "Medici User's Manual", Technology Modeling Assoc., Palo Alto, CA, 1996.
  3. "Atlas Users Manual", Silvaco Int., Santa Clara, CA, 1996.
  4. C. Lombardi, S. Manzini, A. Saporito and M. Vanzi, "A physically based mobility model for numerical simulation on nonplanar devices", IEEE Trans. Computer-Aided Design, vol. 7, pp.  1042-1048, Nov.  1988.
  5. G. J. Rollins and J. Choma, "Mixed-mode PISCES-SPICE coupled circuit and device solver", IEEE Trans. Computer-Aided Design, vol. 7, pp.  862-867,  Aug.  1988.
  6. N. Aluru, K. Law and R. Dutton, "Advances in numerical methods for convective hydrodynamic model of semiconductor devices", in SISDEP Tech. Dig., Erlangen, Germany,Sept. 1995, pp.  86-89. 
  7. B. Troyanovsky, Z. Yu, L. So and R. Dutton, "Relaxation-based harmonic balance technique for semiconductor device simulation", in ICCAD Tech. Dig., San Jose, CA, Nov. 1995, pp.  700- 703. 
  8. B. Troyanovsky, Z. Yu and R. Dutton, "Large signal frequency domain device analysis via the harmonic balance technique", in SISDEP Tech. Dig., Erlangen, Germany,Sept. 1995, pp.  114-117. 
  9. B. Troyanovsky, "Frequency domain algorithms for simulating large signal distortion in semiconductor devices", Ph.D. dissertation, Dept. Elect. Eng., Stanford Univ., Stanford, CA, 1997.
  10. Mayaram, Kartikeya and D. O. Pederson, "Coupling algorithms for mixed-level circuit and device simulation", IEEE Trans. Computer-Aided Design, vol. 10, pp.  1003-1012, Aug.  1992.
  11. B. Troyanovsky, F. Rotella, Z. Yu, R. Dutton and J. Sato-Iwanga, "Large signal analysis of RF/microwave devices with parasitics using harmonic balance device simulation", in SASIMI Tech. Dig., Fukuoka, Japan,Nov. 1996.
  12. F. Rotella, B. Troyanovsky, Z. Yu, R. Dutton and G. Ma, "Harmonic balance device analysis of an LDMOS RF power amplifier with parasitics and matching network", in SISPAD Tech. Dig., Boston, MA, Sept. 1997, pp.  157-159. 
  13. P. Perugupalli, M. Trivedi, Kshenai and S. K. Leong, "Modeling and characterization of an 80 V silicon LDMOSFET for emerging RFIC applications", IEEE Trans. Electron Devices, vol. 45, pp.  1468-1478,  July  1998.
  14. H. J. Sigg, G. D. Vendelin, T. P. Cauge and J. Kocsis, "D-MOS transistor for microwave applications", IEEE Trans. Electron Devices, vol. ED-19, pp.  45 -54, Jan.  1972.
  15. G. Ma, W. Burger, C. Dragon and T. Gillenwater, "High efficiency LDMOS power FET for low voltage wireless communications", in IEDM Tech. Dig., San Francisco, CA, Dec. 1996, pp.  91- 94. 
  16. A. Wood, C. Dragon and W. Burger, "High performance silicon LDMOS technology for 2-GHz RF power amplifier applications", in IEDM Tech. Dig., San Francisco, CA, Dec. 1996, pp.  87- 90. 
  17. D. C. Montgomery, Design and Analysis of Experiments, 4th ed.   New York: Wiley, 1997.
  18. S. Wolf and R. N. Tauber, Silicon Processing for the VLSI Era, Sunset Beach, CA: Lattice Press, 1986,vol. 1-3.
  19. R. Stratton, "Semiconductor current-flow equations (diffusion and degeneracy)", IEEE Trans. Electron Devices, vol. ED-19, pp.  1288-1292, Dec.  1972.
  20. W. Haensch and M. Miura-Mattausch, "The hot-electron problem in small semiconductor devices", J. Appl. Phys., vol. 60, no. 2, pp.  650-656, July  1986.
  21. J. W. Slotboom, G. Streutker, M. J. v. Dort, P. H. Woerlee, A. Pruijmboom and D. G. Gravestejn, "Non-local impact ionization in silicon devices", in IEDM Tech. Dig., Washington, DC, Dec. 1991, pp.  127-130. 
  22. A. Pieracci, M. Lanzoni, P. Galbiati, S. Manzini, C. Contiero and B. Ricco, "Extraction of channel doping profile in DMOS transistors", in IEDM Tech. Dig., San Francisco, CA, Dec. 1996, pp.  485-488. 
  23. J. Sato-Iwanga, K. Fujimoto, H. Masato, Y. Ota, K. Inoue, B. Troyanovsky, Z. Yu and R. W. Dutton, "Distortion analysis of GaAs MESFET's based on physical model using PISCES-HB", in IEDM Tech. Dig., San Francisco, CA, Dec. 1996, pp.  163- 166. 
  24. J. Jang, E. Kan, L. So and R. Dutton, "Parasitic characterization of radio-frequency (RF) circuits using mixed-mode simulation", in Proc. Custom Integrated Circuits Conf. , San Diego, CA, May 1996, pp.  445-448. 
  25. J. Cusak, S. Perlow and B. Perlman, "Automatic load contour mapping for microwave power transistors", IEEE Trans. Microwave Theory Tech., vol. MTT-22, pp.  1146-1152, Dec.  1974.
  26. F. Rotella, B. Jroyanovsky, Z. Yu and R. Dutton, Supplemental Manual for PISCES-2HB: Circuit Boundary Conditions and Harmonic Balance Module, Stanford, CA: Leland Stanford Junior Univ., 1999.
  27. F. Rotella, "Mixed Circuit and device simulation for analysis, design, and optimization of opto-electronic, radio frequency,and high speed semiconductor devices", Ph.D. dissertation, Dept. Elect. Eng., Stanford Univ., Stanford, CA, 2000.