2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

IEEE Transactions on Microwave Theory and Techniques
Volume 48 Number 9, September 2000

Table of Contents for this issue

Complete paper in PDF format

Domain Decomposition Approach for Capacitance Computation of Nonorthogonal Interconnect Structures

Vladimir V. Veremey, Member, IEEE and Raj Mittra Life Fellow, IEEE

Page 1428.

Abstract:

In this paper we apply the domain decomposition approach in conjunction with the finite difference (FD) method to compute efficiently the capacitance matrixes of crossovers and via type of interconnect structures, formed by traces that are nonorthogonal in general. In the past we have applied the FD method, in conjunction with the perfectly matched layer (PML) and the impedance boundary condition for FD mesh truncation, to compute the capacitances of orthogonal interconnect configurations. In this work we extend the above approach to apply to more general geometries, e.g., vias and crossovers with arbitrary angles. The paper presents some representative numerical results and examines the convergence and efficiency issues of the proposed algorithm.

References

  1. S. Barry, P. Björstad and W. Gropp, Domain Decomposition, Cambridge: U.K.: Cambridge Univ. Press, 1996.
  2. R. Glowinski, J. Periaux, Z.-C. Shi and O. Widlund, Domain Decomposition Methods in Sciences and Engineering , New York: Wiley, 1997.
  3. V. Veremey and R. Mittra, "A technique for fast calculation of capacitance matrixes of interconnect structures", IEEE Trans. Comp., Packag., Manufac. Technol.-B, vol. 21, pp.  241-249, Aug.  1998.
  4. V. Veremey and R. Mittra, "Efficient computation of interconnect capacitances using the domain decomposition approach", presented at the 7th Topical Meeting Electrical Performance of Electronic Packaging (EPEP), West Point, NY, Oct. 1998.
  5. V. Veremey and R. Mittra, "Efficient computation of interconnect capacitances using the domain decomposition approach", IEEE Trans. Adv. Packag. , vol. 22, pp.  348-355, Aug.  1999.
  6. W. Hong, W. Sun, Z. Zhu, H. Ji, B. Song and W. Dai, "A novel dimension reduction technique for capacitance extraction of 3-D VLSI interconnects", IEEE Trans. Microwave Theory Tech., vol. 46, pp.  1037-1044, Aug.  1998.
  7. "Raphael Reference Manual", RA 4.1, TMA, pp. 5-7.