2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

IEEE Transactions on Microwave Theory and Techniques
Volume 48 Number 9, September 2000

Table of Contents for this issue

Complete paper in PDF format

Design Rule Development for Microwave Flip-Chip Applications

Daniela Staiculescu, Joy Laskar, Member, IEEE and Emmanouil (Manos) M. Tentzeris Member, IEEE

Page 1476.

Abstract:

This paper presents a novel experimental approach for the analysis of factors to be considered when designing a flip-chip package. It includes the design of an experiment and statistical analysis of the outputs and uses both test-structure measurements and full-wave simulation techniques in the 1-35-GHz frequency range. The most significant factors are found to be, from the most to least important, the length of the area where the device and substrate overlap (referred to as conductor overlap), the bump diameter,and the width of the coplanar-waveguide transmission-line launch. These results are valid for conductor overlaps between 300-500 µm. For a lower value (120 µm),the significance level of the overlap decreases and the bump height also becomes significant. Test-structure measurements in the 120-200-µm overlap range validate this result and demonstrate the decrease in the significance level. The substrate thickness in the 10-25-mil interval is found to be statistically insignificant, therefore, it can be eliminated from further analysis. This approach provides a foundation for development of a set of design rules for RF and microwave flip-chip similar to RF integrated-circuit design rules.

References

  1. K. Boustedt, "GHz flip chip-An overview", in Electron. Comp. Technol. Conf., Seattle, WA, 1998, pp.  1280-1285. 
  2. T. Krems, W. Haydl, H. Massler and J. Rudiger, "Millimeter wave performance of chip interconnections using wire bond and flip chip,"in IEEE MTT-S Int. Microwave Symp. Dig., San Francisco, CA: 1996,vol. 1, pp.  247-250. 
  3. H. H. M. Ghouz and E.-B. El-Sharawy, "An accurate equivalent circuit model of flip chip and via interconnects", IEEE Trans. Microwave Theory Tech., vol. 44, pp.  2543-2553, Dec.  1996.
  4. W. Heinrich, A. Jentzsch and G. Baumann, "Millimeter-wave characteristics of flip chip interconnects for multichip modules", IEEE Trans. Microwave Theory Tech., vol. 46, pp.  2264-2268, Dec.  1998.
  5. Z. Feng, W. Zhang, B. Su, K. C. Gupta and Y. C. Lee, "RF and mechanical characterization of flip-chip interconnects in CPW circuits with underfill", IEEE Trans. Microwave Theory Tech., vol. 46, pp.  2269-2275, Dec.  1998.
  6. D. Staiculescu, H. Liang, J. Laskar and J. Mather, "Full wave analysis and development of circuit models for flip chip interconnects", in Proc. Elect. Performance Electron. Packag. , West Point, NY, 1998, pp.  241-244. 
  7. P. M. Watson and K. C. Gupta, "EM-ANN models for microstrip vias and interconnects in dataset circuits", IEEE Trans. Microwave Theory Tech., vol. 44, pp.  2495-2503, Dec.  1996.
  8. P. M. Watson and K. C. Gupta, "Design and optimization of CPW circuits using EM-ANN models for CPW components", IEEE Trans. Microwave Theory Tech., vol. 45, pp.  2515-2523, Dec.  1997.
  9. D. C. Montgomery, Design and Analysis of Experiments, New York: Wiley, 1996.
  10. A. Taflove, Computational Electrodynamics, Norwood, MA: Artech House, 1995.
  11. E. Tentzeris, R. Robertson, A. Cangellaris and L. P. B. Katehi, "Space-and time-adaptive gridding using MRTD", in IEEE MTT-S Int. Microwave Symp. Dig., Denver, CO, 1997, pp.  337-340.